|
|
|
|
| LEADER |
00919Cam#a22003133a#4500 |
| 001 |
INGC-MON-13307 |
| 003 |
AR-LpUFI |
| 005 |
20221019004600.0 |
| 008 |
060510s |||a fr||||| |0 0|eng d |
| 020 |
|
|
|a 1558606742
|
| 080 |
|
|
|a 681.3.06
|
| 100 |
1 |
|
|a Ashenden, Peter J.
|9 294365
|
| 245 |
0 |
0 |
|a The designer's guide to VHDL.
|
| 250 |
|
|
|a 2nd. ed.
|
| 260 |
|
|
|a New York :
|b Morgan Kaufmann
|
| 300 |
|
|
|a xxiv; 739 p.
|
| 440 |
0 |
0 |
|a The Morgan Kaufmann Series Systems on Silicon
|9 294366
|
| 650 |
1 |
4 |
|a LENGUAJE DE PROGRAMACION
|9 268506
|
| 650 |
1 |
4 |
|a CALCULADOR ELECTRONICO DIGITAL
|9 294367
|
| 650 |
1 |
4 |
|a DISEÑO DE CIRCUITOS DIGITALES
|9 294368
|
| 650 |
1 |
4 |
|a SIMULACION DE CIRCUITOS DIGITALES
|9 294369
|
| 650 |
1 |
4 |
|a VHDL
|9 278952
|
| 942 |
|
|
|c LIB
|6 _
|
| 959 |
|
|
|a MON
|
| 960 |
|
|
|a 15788
|
| 970 |
|
|
|a Registro convertido en forma automatizada
|
| 990 |
|
|
|a GBY
|
| 999 |
|
|
|c 13305
|d 13305
|
| 040 |
|
|
|a AR-LpUFI
|c AR-LpUFI
|