FPGA Algorithm Implementation for Parasitic Analysis
An efficient parasite control reduces significant losses in the agribusiness, but current methods involve costs and delays. Therefore, the development of a portable device to automates this task is proposed. This work presents a hardware implementation of an automatic parasite egg counting algorithm...
Guardado en:
| Autores principales: | Rombolá, Guido, Leiva, Lucas, Vázquez, Martín, Toloza, Juan, Sagües, Federica, Saumell, Carlos |
|---|---|
| Formato: | Artículo publishedVersion |
| Lenguaje: | Español |
| Publicado: |
FIUBA
2022
|
| Materias: | |
| Acceso en línea: | https://elektron.fi.uba.ar/elektron/article/view/149 https://repositoriouba.sisbi.uba.ar/gsdl/cgi-bin/library.cgi?a=d&c=elektron&d=149_oai |
| Aporte de: |
Ejemplares similares
-
Efficient Fuzzy Controllers for FPGA using High Level Synthesis
por: Sarramone, Luca, et al.
Publicado: (2022) -
Algoritmo sintetizable en hardware para la detección de parásitos bovinos
por: Rombolá, Guido Ignacio
Publicado: (2023) -
A Comparative Study between HLS and HDL on SoC for Image Processing Applications
por: Millón, Roberto, et al.
Publicado: (2020) -
Platform for the Development of Image Processing Applications on Xilinx SoC FPGAs
por: Medina, Tomás, et al.
Publicado: (2020) -
A Comparative Study between HLS and HDL on SoC for Image Processing Applications
por: Millón, Roberto, et al.
Publicado: (2020)